


P-Code: U98094-0

Circuit or PCB layout change for next version

GIGABYTE™

Title			
BOM & PCB HISTORY			
Size	Document Number	Rev	
Custom	GA-990XA-UD3	1.1	
Date:	Friday, August 12, 2011	Sheet	2 of 35



L0_CADIN_L[0..15] <L0_CADIN_L[0..15] <10>
 L0_CADIN_H[0..15] <L0_CADIN_H[0..15] <10>
 L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] <10>
 L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] <10>

M2CPUA

HYPERTRANSPORT

<10> L0_CLKIN_H1	L0_CLKIN_H1	N6	L0_CLKIN_H(1)	L0_CLKOUT_H(1)	AD5	L0_CLKOUT_H1	>L0_CLKOUT_H1 <10>
<10> L0_CLKIN_L1	L0_CLKIN_L1	P6	L0_CLKIN_L(1)	L0_CLKOUT_L(1)	AD4	L0_CLKOUT_L1	>L0_CLKOUT_L1 <10>
<10> L0_CLKIN_H0	L0_CLKIN_H0	N3	L0_CLKIN_H(0)	L0_CLKOUT_H(0)	AD1	L0_CLKOUT_H0	>L0_CLKOUT_H0 <10>
<10> L0_CLKIN_L0	L0_CLKIN_L0	N2	L0_CLKIN_L(0)	L0_CLKOUT_L(0)	AC1	L0_CLKOUT_L0	>L0_CLKOUT_L0 <10>
<10> L0_CTLIN_H1	L0_CTLIN_H1	V4	L0_CTLIN_H(1)	L0_CTLOUT_H(1)	Y6	L0_CTLOUT_H1	>L0_CTLOUT_H1 <10>
<10> L0_CTLIN_L1	L0_CTLIN_L1	V5	L0_CTLIN_L(1)	L0_CTLOUT_L(1)	W6	L0_CTLOUT_L1	>L0_CTLOUT_L1 <10>
<10> L0_CTLIN_H0	L0_CTLIN_H0	U1	L0_CTLIN_H(0)	L0_CTLOUT_H(0)	W2	L0_CTLOUT_H0	>L0_CTLOUT_H0 <10>
<10> L0_CTLIN_L0	L0_CTLIN_L0	V1	L0_CTLIN_L(0)	L0_CTLOUT_L(0)	W3	L0_CTLOUT_L0	>L0_CTLOUT_L0 <10>
L0_CADIN_H15	U6	L0_CADIN_H(15)	L0_CADOUT_H(15)	Y5	L0_CADOUT_H15		
L0_CADIN_L15	V6	L0_CADIN_L(15)	L0_CADOUT_L(15)	Y4	L0_CADOUT_L15		
L0_CADIN_H14	T4	L0_CADIN_H(14)	L0_CADOUT_H(14)	AB6	L0_CADOUT_H14		
L0_CADIN_L14	T5	L0_CADIN_L(14)	L0_CADOUT_L(14)	AA6	L0_CADOUT_L14		
L0_CADIN_H13	R6	L0_CADIN_H(13)	L0_CADOUT_H(13)	AB5	L0_CADOUT_H13		
L0_CADIN_L13	T6	L0_CADIN_L(13)	L0_CADOUT_L(13)	AB4	L0_CADOUT_L13		
L0_CADIN_H12	P4	L0_CADIN_H(12)	L0_CADOUT_H(12)	AD6	L0_CADOUT_H12		
L0_CADIN_L12	P5	L0_CADIN_L(12)	L0_CADOUT_L(12)	AC6	L0_CADOUT_L12		
L0_CADIN_H11	M4	L0_CADIN_H(11)	L0_CADOUT_H(11)	AE6	L0_CADOUT_H11		
L0_CADIN_L11	M5	L0_CADIN_L(11)	L0_CADOUT_L(11)	AE5	L0_CADOUT_L11		
L0_CADIN_H10	L6	L0_CADIN_H(10)	L0_CADOUT_H(10)	AF5	L0_CADOUT_H10		
L0_CADIN_L10	M6	L0_CADIN_L(10)	L0_CADOUT_L(10)	AF4	L0_CADOUT_L10		
L0_CADIN_H9	K4	L0_CADIN_H(9)	L0_CADOUT_H(9)	AH6	L0_CADOUT_H9		
L0_CADIN_L9	K5	L0_CADIN_L(9)	L0_CADOUT_L(9)	AG6	L0_CADOUT_L9		
L0_CADIN_H8	J6	L0_CADIN_H(8)	L0_CADOUT_H(8)	AH5	L0_CADOUT_H8		
L0_CADIN_L8	K6	L0_CADIN_L(8)	L0_CADOUT_L(8)	AH4	L0_CADOUT_L8		
L0_CADIN_H7	U3	L0_CADIN_H(7)	L0_CADOUT_H(7)	Y1	L0_CADOUT_H7		
L0_CADIN_L7	U2	L0_CADIN_L(7)	L0_CADOUT_L(7)	W1	L0_CADOUT_L7		
L0_CADIN_H6	R1	L0_CADIN_H(6)	L0_CADOUT_H(6)	AA2	L0_CADOUT_H6		
L0_CADIN_L6	T1	L0_CADIN_L(6)	L0_CADOUT_L(6)	AA3	L0_CADOUT_L6		
L0_CADIN_H5	R3	L0_CADIN_H(5)	L0_CADOUT_H(5)	AB1	L0_CADOUT_H5		
L0_CADIN_L5	R2	L0_CADIN_L(5)	L0_CADOUT_L(5)	AA1	L0_CADOUT_L5		
L0_CADIN_H4	N1	L0_CADIN_H(4)	L0_CADOUT_H(4)	AC2	L0_CADOUT_H4		
L0_CADIN_L4	P1	L0_CADIN_L(4)	L0_CADOUT_L(4)	AC3	L0_CADOUT_L4		
L0_CADIN_H3	L1	L0_CADIN_H(3)	L0_CADOUT_H(3)	AE2	L0_CADOUT_H3		
L0_CADIN_L3	M1	L0_CADIN_L(3)	L0_CADOUT_L(3)	AE3	L0_CADOUT_L3		
L0_CADIN_H2	L3	L0_CADIN_H(2)	L0_CADOUT_H(2)	AF1	L0_CADOUT_H2		
L0_CADIN_L2	L2	L0_CADIN_L(2)	L0_CADOUT_L(2)	AE1	L0_CADOUT_L2		
L0_CADIN_H1	J1	L0_CADIN_H(1)	L0_CADOUT_H(1)	AG2	L0_CADOUT_H1		
L0_CADIN_L1	K1	L0_CADIN_L(1)	L0_CADOUT_L(1)	AG3	L0_CADOUT_L1		
L0_CADIN_H0	J3	L0_CADIN_H(0)	L0_CADOUT_H(0)	AH1	L0_CADOUT_H0		
L0_CADIN_L0	J2	L0_CADIN_L(0)	L0_CADOUT_L(0)	AG1	L0_CADOUT_L0		


CPU-SK/941AM3/S/GF/[10SC1-A01942-01R_10SC1-A01942-02R]

CPU_VDD_RUN = VCORE
 CPU_VDDA_RUN = VDDA25
 VLDT_RUN = VCC12_HT
 CPU_VDDIO_SUS = DDR15V
 CPU_VDDR = CPU_VDDR12

VLDT_A = VCC12_HT
 VLDT_B = HT12B






M2CPU
 AM3RM/SC/BL/MB/[12KRC-04K812-31R]







GIGABYTE™


Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-990XA-UD3	1.1	
Date:	Thursday, July 21, 2011	Sheet	4 of 35











DFT_GPIO5: STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.
1 : Disable (Can still be enabled using
nbcfg register access)
0 : Enable

DFT_GPIO[4:2]: STRAP_PCIE_GPP_CFG[2:0]

```

These pin straps are used to configure PCI-E GPP mode.
GPIO4:3:2
000: 4:2:4 B
001: 4:1:1:4 C
010: 1:1:1:1:1:4 L (Hardware Default)
011: 2:1:1:1:1:4 E
100: 2:2:1:1:4 K
101: 2:2:2:4 C2
110: Hardware default (mode L) or EEPROM
111: Hardware default (mode L) or EEPROM
101: 01100
111: 01011



```

DFT_GPIO1: LOAD_EEPROM_STRAPS


Selects Loading of STRAPS from EPROM
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

DFT_GPIO0: STRAP_DEBUG_BUS_PCIE_ENABLEb


Enables the Test Debug Bus using PCIE bus
1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable



PART 2/5



PCIE GPP1




PCIE GPP2



PCIE GPP3




PCIE ALINK










RD980/BGA892



PCIE E slot TX need CAP close to slot side



PLACE THESE CAP CLOSE TO NB.



Function	SEL
xI--> xOa	L (X8)
xI--> xOb	H (X16)

GIGABYTE™

Title	RS780 PCIE I/F ,Switch		
Size	Document Number	Rev	1.1
Custom	GA-990XA-UD3		
Date:	Wednesday, July 20, 2011	Sheet	11 of 35



NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	


* the GFX_REFCLK input is required for all cases

1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE

2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE

3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN

Place R800/801 less than 500 mils away from U800
R851 less than 100 mils away from R800/801
route CPU clock as 100ohm differential pair






PLACE THESE PCIE AC COUPLING CAPS CLOSE TO SB850


S.B HEATSINK

SB_HS

SB_HS(12SP2-S06510-11R_12SP2-S06510-12R_12SP2-S06510-13R)



SHW/D0.64*5.08*6.74



PCIE EXPRESS INTERFACES

PCI INTERFACE

CLOCK GENERATOR

LPC

CPU

RTC

INTRUDER_ALERT#

VDDBT_RTC_G

SB950/BGA605/(10HB1-06B950-10R)

Part 1 of 5

PCICLK0

PCICLK1

PCICLK2

PCICLK3

PCICLK4

PCICLK4/14M_OSC/GP038

PCIRST#

AD0/GPIO0

AD1/GPIO1

AD2/GPIO2

AD3/GPIO3

AD4/GPIO4

AD5/GPIO5

AD6/GPIO6

AD7/GPIO7

AD8/GPIO8

AD9/GPIO9

AD10/GPIO10

AD11/GPIO11

AD12/GPIO12

AD13/GPIO13

AD14/GPIO14

AD15/GPIO15

AD16/GPIO16

AD17/GPIO17

AD18/GPIO18

AD19/GPIO19

AD20/GPIO20

AD21/GPIO21

AD22/GPIO22

AD23/GPIO23

AD24/GPIO24

AD25/GPIO25

AD26/GPIO26

AD27/GPIO27

AD28/GPIO28

AD29/GPIO29

AD30/GPIO30

AD31/GPIO31

CBE0#

CBE1#

CBE2#

CBE3#

FRAME#

DEVSEL#

IRDY#

TRDY#

PAR

STOP#

PERR#

SERR#

REQ0#

REQ1#

REQ2#

REQ3#

REQ4#

REQ5#

GNT0#

GNT1#

GNT2#

GNT3#

CLKRUN#

LOCK#

INT#

INTF#

INTG#

INTH#

LPC_CLK0

LPC_CLK1

LAD0

LAD1

LAD2

LAD3

LFRAME

LDRQ0

LDRQ1

LDRQ2

LDRQ3

LDRQ4

LDRQ5

LDRQ6

LDRQ7

LDRQ8

LDRQ9

LDRQ10

LDRQ11

LDRQ12

LDRQ13

LDRQ14

LDRQ15

LDRQ16

LDRQ17

LDRQ18

LDRQ19

LDRQ20

LDRQ21

LDRQ22

LDRQ23

LDRQ24

LDRQ25

LDRQ26

LDRQ27

LDRQ28

LDRQ29

LDRQ30

LDRQ31

LDRQ32

LDRQ33

LDRQ34

LDRQ35

LDRQ36

LDRQ37

LDRQ38

LDRQ39

LDRQ40

LDRQ41

LDRQ42

LDRQ43

LDRQ44

LDRQ45

LDRQ46

LDRQ47

LDRQ48

LDRQ49

LDRQ50

LDRQ51

LDRQ52

LDRQ53

LDRQ54

LDRQ55

LDRQ56

LDRQ57

LDRQ58

LDRQ59

LDRQ60

LDRQ61

LDRQ62

LDRQ63

LDRQ64

LDRQ65

LDRQ66

LDRQ67

LDRQ68

LDRQ69

LDRQ70

LDRQ71

LDRQ72

LDRQ73

LDRQ74

LDRQ75

LDRQ76

LDRQ77

LDRQ78

LDRQ79

LDRQ80

LDRQ81

LDRQ82

LDRQ83

LDRQ84

LDRQ85

LDRQ86

LDRQ87

LDRQ88

LDRQ89

LDRQ90

LDRQ91

LDRQ92

LDRQ93

LDRQ94

LDRQ95

LDRQ96

LDRQ97

LDRQ98

LDRQ99

LDRQ100

LDRQ101

LDRQ102

LDRQ103

LDRQ104

LDRQ105

LDRQ106

LDRQ107

LDRQ108

LDRQ109

LDRQ110

LDRQ111

LDRQ112

LDRQ113

LDRQ114

LDRQ115

LDRQ116

LDRQ117

LDRQ118

LDRQ119

LDRQ120

LDRQ121

LDRQ122

LDRQ123

LDRQ124

LDRQ125

LDRQ126

LDRQ127

LDRQ128

LDRQ129

LDRQ130

LDRQ131

LDRQ132

LDRQ133

LDRQ134

LDRQ135

LDRQ136

LDRQ137

LDRQ138

LDRQ139

LDRQ140

LDRQ141

LDRQ142

LDRQ143

LDRQ144

LDRQ145

LDRQ146

LDRQ147

LDRQ148

LDRQ149

LDRQ150

LDRQ151

LDRQ152

LDRQ153

LDRQ154

LDRQ155

LDRQ156

LDRQ157

LDRQ158

LDRQ159

LDRQ160

LDRQ161

LDRQ162

LDRQ163

LDRQ164

LDRQ165

LDRQ166

LDRQ167

LDRQ168

LDRQ169

LDRQ170

LDRQ171

LDRQ172

LDRQ173

LDRQ174

LDRQ175

LDRQ176

LDRQ177

LDRQ178

LDRQ179

LDRQ180

LDRQ181

LDRQ182

LDRQ183

LDRQ184

LDRQ185

LDRQ186

LDRQ187

LDRQ188

LDRQ189

LDRQ190

LDRQ191

LDRQ192

LDRQ193

LDRQ194

LDRQ195

LDRQ196

LDRQ197

LDRQ198

LDRQ199

LDRQ200

LDRQ201



D

C

A

B

A







PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF U600

NOTE:

R650 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK



PLACE SATA AC COUPLING
CAPS CLOSE TO SB850



GIGABYTE™

ATI SB700 SATA/IDE/HWM/SPI

Size Custom Document Number GA-990XA-UD3 Rev 1.1

Date: Wednesday, July 20, 2011 Sheet 16 of 35


Pin	Signal	Pin	Signal
Y14	VSSIO_SATA_1	A2	J2
Y16	VSSIO_SATA_2	A28	J28
A616	VSSIO_SATA_3	A3	E5
AC14	VSSIO_SATA_4	A4	D23
AE12	VSSIO_SATA_5	A5	E25
AE14	VSSIO_SATA_6	A6	E26
AF9	VSSIO_SATA_7	A7	E7
AF11	VSSIO_SATA_8	A24	N15
AF13	VSSIO_SATA_9	A25	R13
AF16	VSSIO_SATA_10	A26	R17
AG8	VSSIO_SATA_11	A27	T10
AH7	VSSIO_SATA_12	A28	P10
AH11	VSSIO_SATA_13	A29	V11
AH13	VSSIO_SATA_14	A30	U15
AH16	VSSIO_SATA_15	A31	M18
AJ7	VSSIO_SATA_16	A32	V19
AJ11	VSSIO_SATA_17	A33	M11
AJ13	VSSIO_SATA_18	A34	L12
AJ16	VSSIO_SATA_19	A35	L18
A9	VSSIO_USB_1	A36	J7
K11	VSSIO_USB_2	A37	P3
K11	VSSIO_USB_3	A38	V4
B9	VSSIO_USB_4	A39	AD6
D10	VSSIO_USB_5	A40	AD4
D12	VSSIO_USB_6	A41	AB7
D14	VSSIO_USB_7	A42	AC9
D17	VSSIO_USB_8	A43	V8
E9	VSSIO_USB_9	A44	W9
F9	VSSIO_USB_10	A45	W10
F12	VSSIO_USB_11	A46	A28
F14	VSSIO_USB_12	A47	B29
F16	VSSIO_USB_13	A48	U4
C9	VSSIO_USB_14	A49	Y18
G11	VSSIO_USB_15	A50	Y30
F14	VSSIO_USB_16	A51	Y12
D9	VSSIO_USB_17	A52	Y11
H12	VSSIO_USB_18	A53	AA11
H14	VSSIO_USB_19	A54	AA12
H16	VSSIO_USB_20	A55	G4
H18	VSSIO_USB_21	A56	J4
J11	VSSIO_USB_22	A57	G8
J19	VSSIO_USB_23	A58	G9
K12	VSSIO_USB_24	A59	M12
K14	VSSIO_USB_25	A60	AF25
K16	VSSIO_USB_26	A61	H7
K18	VSSIO_USB_27	A62	AH29
H19	VSSIO_USB_28	A63	V10
Y4	EFUSE	A64	P6
D8	VSSAN_HWM	A65	N4
M19	VSSXL	A66	L4
		A67	L8
		A68	VSS_52
		A69	VSS_50
		A70	VSS_51
		A71	VSS_52
		A72	VSS_53
		A73	VSS_54
		A74	VSS_55
		A75	VSS_56
		A76	VSS_57
		A77	VSS_58
		A78	VSS_59
		A79	VSS_60
		A80	VSS_61
		A81	VSS_62
		A82	VSS_63
		A83	VSS_64
		A84	VSS_65
		A85	VSS_66
		A86	VSS_67
		A87	VSS_68
		A88	VSS_69
		A89	VSS_70
		A90	VSS_71
		A91	VSS_72
		A92	VSS_73
		A93	VSS_74
		A94	VSS_75
		A95	VSS_76
		A96	VSS_77
		A97	VSS_78
		A98	VSS_79
		A99	VSS_80
		A100	VSS_81
		A101	VSS_82
		A102	VSS_83
		A103	VSS_84
		A104	VSS_85
		A105	VSS_86
		A106	VSS_87
		A107	VSS_88
		A108	VSS_89
		A109	VSS_90
		A110	VSS_91
		A111	VSS_92
		A112	VSS_93
		A113	VSS_94
		A114	VSS_95



Part 5 of 5

SB950/BGA605/(10HB1-06B950-10R)

GIGABYTE™

Size Custom	Document Number GA-990XA-UD3	Rev 1.1
Date: Wednesday, July 20, 2011	Sheet 17 of 35	









PCI SLOT 1,2

<14,35> AD[0..31] ↔ AD[0..31]

PCI SLOT2




PCI SLOT1




GIGABYTE™


Title		
PCI SLOT 1,2,3		
Size	Document Number	Rev
Custom	GA-990XA-UD3	1.1
Date: Wednesday, July 20, 2011		
Sheet 20 of 35		




FRONT SIDE USB1



REAR USB





I Phone charger circuit




GIGABYTE™




Title			COM/LPT/F_USB/PWR		
Size			Document Number		
Custom			GA-990XA-UD3		
Date:			Wednesday, July 20, 2011		
			Sheet 22 of 35		
			Rev 1.1		

	ALC892R	ALC889	ALC889A
CR16	X	X	O
CR24	X	X	O
CR25	X	O	O
CBC42	10uF/X5R	X	X
CR2	20K/1%	20K/1%	20K/0.1%
CR9	O	O	X
CR10	X	X	O
CBC10/CBC11/CBC12/ CBC13/CBC44/CBC45	4.7uF /X5R	10uF /X5R	4.7uF /X5R
CR4/CR8/CR18/CR23/ CR11/CR12/CR27/CR29/ CR49/CR50/CR43/CR44/ CR45/CR48/CR59/CR60	75 ohm	66 ohm or lower	75 ohm




Hardware Monitor circuits












ATX POWER CONNECTOR





For Seasonic 900W
Power supply
cant Boot issue



GIGABYTE™			
Title			
ATX, FRONT PANEL, EC			
Size	Document Number	Rev	
Custom	GA-990XA-UD3	1.1	
Date:	Wednesday, July 20, 2011	Sheet	26 of 35













Default change to 1.15V



Patch AMD Validation VDDA25 & VCC12_HT power sequence







[illegible]



www.xinxunwei.com 400-800-9990

3VDUAL_R

UBC34 0.1u/4/X7R/16V/K

UBC28 0.1u/4/X7R/16V/K

UBC30 0.1u/4/X7R/16V/K

UBC22 0.1u/4/X7R/16V/K

UBC29 0.1u/4/X7R/16V/K

UBC20 0.1u/4/X7R/16V/K

UBC40 0.1u/4/X7R/16V/K

UBC15 10u/8/X5R/6.3V/K

UBC36 0.1u/4/X7R/16V/K

UBC12 0.1u/4/X7R/16V/K

UBC25 100p/4/NPO/50V/J/X

PCIE_RST-

5VDUAL

UBF1

SMD1812P350SLR/S

UBEC1 560uF/D/6.3V/68/7m

UBF2

SMD1812P350SLR/S

UBEC2 560uF/D/6.3V/68/7m/X

FUSEVCC_USB30

UBBC1 0.1u/4/X7R/16V/K

FUSEVCC_USB31

UBBC2 0.1u/4/X7R/16V/K

USB_1V2

UBR15 8.2K/4

SPIM: Low=>SPI Rom.

UBC39 1u/4/X5R/6.3V/K

XTALO_USB3

XTALI_USB3

UBR16 5M/4/X

UBX1 25M/20p/30ppm/49US/20/D

UBC41 27p/4/NPO/50V/J

UBC42 27p/4/NPO/50V/J

FUSEVCC_USB31

UBR2 8.2K/4

-USBOC_RR2

UBR1 15K/4/1

FUSEVCC_USB30

UBR4 8.2K/4

-USBOC_RR1

UBR8 15K/4/1

3VDUAL_R

UBC19 10u/8/X5R/6.3V/K

UBC33 1u/4/X5R/6.3V/K

UBC5 1u/4/X5R/6.3V/K/K

UBC17 10u/8/X5R/6.3V/K

UBC24 1u/4/X5R/6.3V/K

USB_1V2

UBC38 0.1u/4/X7R/16V/K

UBC37 0.1u/4/X7R/16V/K

UBC35 0.1u/4/X7R/16V/K

UBC27 0.1u/4/X7R/16V/K

UBC16 0.1u/4/X7R/16V/K

UBC13 0.1u/4/X7R/16V/K

UBC14 0.1u/4/X7R/16V/K

USB3.0 --> 5GHz

BANDWITH=5GHz*(8b/10b)=4Gb/s=500MB/s

EJ168

3VUDAL=550mA max

USB1V2=150mA max

U.VCCA1H

U.VCCA2

U.VCCA3

U.VCCA4

U.VCCA5

U.VCCA6

U.VCCA7

U.VCCA8

U.VCCA9

U.VCCA10

U.VCCA11

U.VCCA12

U.VCCA13

U.VCCA14

U.VCCA15

U.VCCA16

U.VCCA17

U.VCCA18

U.VCCA19

U.VCCA20

U.VCCA21

U.VCCA22

U.VCCA23

U.VCCA24

U.VCCA25

U.VCCA26

U.VCCA27

U.VCCA28

U.VCCA29

U.VCCA30

U.VCCA31

U.VCCA32

U.VCCA33

U.VCCA34

U.VCCA35

U.VCCA36

U.VCCA37

U.VCCA38

U.VCCA39

U.VCCA40

U.VCCA41

U.VCCA42

U.VCCA43

U.VCCA44

U.VCCA45

U.VCCA46

U.VCCA47

U.VCCA48

U.VCCA49

U.VCCA50

U.VCCA51

U.VCCA52

U.VCCA53

U.VCCA54

U.VCCA55

U.VCCA56

U.VCCA57

U.VCCA58

U.VCCA59

U.VCCA60

U.VCCA61

U.VCCA62

U.VCCA63

U.VCCA64

U.VCCA65

U.VCCA66

U.VCCA67

U.VCCA68

U.VCCA69

U.VCCA70

U.VCCA71

U.VCCA72

U.VCCA73

U.VCCA74

U.VCCA75

U.VCCA76

U.VCCA77

U.VCCA78

U.VCCA79

U.VCCA80

U.VCCA81

U.VCCA82

U.VCCA83

U.VCCA84

U.VCCA85

U.VCCA86

U.VCCA87

U.VCCA88

U.VCCA89

U.VCCA90

U.VCCA91

U.VCCA92

U.VCCA93

U.VCCA94

U.VCCA95

U.VCCA96

U.VCCA97

U.VCCA98

U.VCCA99

U.VCCA100

U.VCCA101

U.VCCA102

U.VCCA103

U.VCCA104

U.VCCA105

U.VCCA106

U.VCCA107

U.VCCA108

U.VCCA109

U.VCCA110

U.VCCA111

U.VCCA112

U.VCCA113

U.VCCA114

U.VCCA115

U.VCCA116

U.VCCA117

U.VCCA118

U.VCCA119

U.VCCA120

U.VCCA121

U.VCCA122

U.VCCA123

U.VCCA124

U.VCCA125

U.VCCA126

U.VCCA127

U.VCCA128

U.VCCA129

U.VCCA130

U.VCCA131

U.VCCA132

U.VCCA133

U.VCCA134

U.VCCA135

U.VCCA136

U.VCCA137

U.VCCA138

U.VCCA139

U.VCCA140

U.VCCA141

U.VCCA142

U.VCCA143

U.VCCA144

U.VCCA145

U.VCCA146

U.VCCA147

U.VCCA148

U.VCCA149

U.VCCA150

U.VCCA151

U.VCCA152

U.VCCA153

U.VCCA154

U.VCCA155

U.VCCA156

U.VCCA157

U.VCCA158

U.VCCA159

U.VCCA160

U.VCCA161

U.VCCA162

U.VCCA163

U.VCCA164

U.VCCA165

U.VCCA166

U.VCCA167

U.VCCA168

U.VCCA169

U.VCCA170

U.VCCA171

U.VCCA172

U.VCCA173

U.VCCA174

U.VCCA175

U.VCCA176

U.VCCA177

U.VCCA178

U.VCCA179

U.VCCA180

U.VCCA181

U.VCCA182

U.VCCA183

U.VCCA184

U.VCCA185

U.VCCA186

U.VCCA187

U.VCCA188

U.VCCA189

U.VCCA190

U.VCCA191

U.VCCA192

U.VCCA193

U.VCCA194

U.VCCA195

U.VCCA196

U.VCCA197

U.VCCA198

U.VCCA199

U.VCCA200

U.VCCA201

U.VCCA202

U.VCCA203

U.VCCA204

U.VCCA205

U.VCCA206

U.VCCA207

U.VCCA208

U.VCCA209

U.VCCA210

U.VCCA211

U.VCCA212

U.VCCA213

U.VCCA214

U.VCCA215

U.VCCA216

U.VCCA217

U.VCCA218

U.VCCA219

U.VCCA220

U.VCCA221

U.VCCA222

U.VCCA223

U.VCCA224

U.VCCA225

U.VCCA226

U.VCCA227

U.VCCA228

U.VCCA229

U.VCCA230


U.VCCA231

U.VCCA232


U.VCCA233

U.VCCA234



U.VCCA235



PCIE-IG LAN



USB LAN CONNECTOR





USB LAN

RTL8101E:LR38/LC5/LR43/LC6-->O

RTL8111C:LC6-->O



RTL8102E:LC5/LC6-->O



RTL8101E :L1+L10-->AVDD18+0.1U(BIOS DISABLE MDI-X FUNCTION)

1G :USB+LAN/1G/GO,Y/OS/RA/D/1

100M:USB+LAN/100/GO,Y/OS/RA/D/1



GIGABYTE™			
Title			
REALTK RTL8111C			
Size	Document Number	Rev	
Custom	GA-990XA-UD3	1.1	
Date:	Wednesday, July 20, 2011	Sheet	34 of 35

